Abstract: A physical and explicit surface potential model for undoped symmetric double-gate polysilicon thinfilm transistors has been derived based on an effective charge density approach of Poisson's equation with both exponential deep and tail state terms included. The proposed surface potential calculation is single-piece and eliminates the regional approach. Model predictions are compared to numerical simulations with close agreement, having absolute error in the millivolt range. Furthermore, expressions of the drain current are given for a wide range of operation regions, which have been justified by thorough comparisons with experimental data.
Introduction
The double-gate (DG) polysilicon thin-film transistor (poly-Si TFT) is believed to be one of the most promising device candidates especially for future large area electronics, because of its better capability to electrically control TFT characteristics OE1 . Current research is being focused on fabrications OE2 4 and applications OE5 . However, to facilitate the adoption of poly-Si TFT technology into the IC industry, a physical-based and computationally efficient poly-Si TFT compact model, such as the surface-potential-based model, is critical.
In the case of surface-potential-based models for singlegate poly-Si TFTs, Tsuji et al. OE6 provided an analytical drain current model, considering both front and back surface potentials. However, it needs an iterative method to solve the surface potential, which results in long computation times. Chen et al. OE7 derived an explicit and analytical solution to the surface potential of single-gate poly-Si TFTs, but a partially depleted condition was assumed, which was not practical for ultrathin body devices.
In the case of DG poly-Si TFTs, for better understanding, a two-dimensional (2D) potential distribution model was proposed OE8 , which gave an accurate description. However, it was solved by the Green's function approach, which was still very complicated. In Ref. [9] , the threshold and I -V characteristics of DG poly-Si TFTs were simulated by a 2D simulation tool: Atlas. Its result can serve as a basis for the modeling. In our previous works OE10; 11 , we developed compact models for symmetric double-gate (SDG)
OE10 and single-gate OE11 poly-Si TFTs, respectively. But to reduce the complexity, they only considered a single exponential distribution of deep states; tail states were neglected in the models. As is well known from Ref. [6] , the energy-distributed acceptorlike density of states (DOS) of polysilicon can be accurately modeled by the sum of two exponential functions, accounting for tail states as well as deep states. In addition, the models OE10;11 used a regional approach to solve the surface potential, where different sets of equations were applied for different dominant terms and neglected other contributions.
For the SDG MOSFETs, due to the lack of defects, analytical models OE12 17 have been developed. For example, He et al.
OE16;17 from Peking University deduced a closed form solution of channel potential and drain current for the undoped
OE17
and doped OE16 SDG MOSFETs. Nevertheless, the characteristics of poly-Si TFTs are affected seriously by the presence of the highly defective grain boundaries (GBs) in the polysilicon material. Hence, the impact of trap states should be included in Poisson's equation, leading to the complex calculation of surface potential. In brief, compared to the crystalline silicon counterparts, the studies and modeling of DG poly-Si TFTs are insufficient; thus, there is still a strong need for a model that provides both accuracy and computational efficiency.
In this paper, based on both exponential deep and tail state distributions, an accurate channel potential calculation and a drain current model are developed. Further approximations and the effective charge density approach have been developed to overcome the calculation complexity. The calculation efficiency is significantly enhanced if compared to the pure iterative solution. Finally, the channel potential prediction and drain current model are extensively verified by comparisons with numerical and experimental results. Figure 1 presents a schematic structure of a symmetric DG TFT, which is an n-channel undoped (or lightly doped) device with a t si thickness polysilicon film, where x D˙t si =2 and x D 0 correspond to the interfaces and the film center, respectively. Herein, this symmetric device has two identical gates with the same voltage bias and the top and bottom gate oxides are of equal materials and thicknesses (t ox ). As we can see from Fig. 1 , the structure of SDG poly-Si TFTs is very similar to that of its SDG MOSFET counterparts OE17 . While the latter uses single crystalline silicon as the active layer, nevertheless, the channel film in Fig. 1 is the highly defective polysilicon material, which is modeled as crystalline silicon with a spatially uniform distribution of GB trap states in the bandgap. The acceptorlike DOS profile OE6 is described by the sum of deep and tail states in exponential form as
Calculation of the surface potential
where E is the energy, q is the electron charge, g d (g t ) is the acceptorlike deep (tail) state density at the bottom of the conduction band E C and q dp (q tl ) is the characteristic energy of the deep (tail) states. On the basis of the gradual channel approximation, Poisson's equation can be expressed in one-dimensional form as
.n free C dp C tl /;
where is the electrostatic potential, x is the perpendicular direction of the polysilicon film, " si is the polysilicon dielectric permittivity, dp and tl are respectively the ionized acceptorlike deep and tail state concentrations, and n free is the free charge density. Consequently, we have
dp D N deep exp. = dp /;
where n 0 D n i expOE.E f =q n /= t with n i the intrinsic carrier concentration, E f the Fermi potential, n the quasiFermi potential and t the thermal voltage. Herein, N deep D g d OE kT = sin. t = dp / expOE. f0 n /= dp when t < dp OE18 , N tail D g t OE kT = sin. t = tl / expOE. f0 n /= tl when t < tl , and f0 D .E f E C /=q. Note that, assumptions of t < dp and t < tl are suitable for most types of poly-Si TFTs.
For the symmetric DG devices, to solve the channel potential, boundary conditions for the interface and the center of the film are needed. Applying Gauss's law leads to
where V gs , V fb , C OX and s are respectively the gate voltage, flatband voltage, unit area gate oxide capacitance and surface potential.
Integrating from the gate-oxide/polysilicon interface to the center of the film yields
where 0 is the potential in the middle of the film. The detail of Eq. (8) can be rewritten as
C N deep dp h exp s dp exp 0 dp i
where
Because of the inclusion of six exponential functions in Eq. (9) and the coupling between s and 0 , the implicit relation between the gate voltage and the surface potential is very complex and an analytical solution cannot be acquired. In order to reduce the computation time, which is critical for circuit simulations, an explicit yet accurate relation between the surface potential and the terminal voltages is preferable. Therefore, a new scheme has to be made to the original equations.
From the previous studies OE10 , when the polysilicon film is thin enough, the coupling effect between s and 0 is strong, viz., 0 has a significant effect on the surface potential. Relying on a coarse "finite-difference" method OE13 , results in
It should be noted that the combination of Eqs. (9) and (11) permits an accurate calculation of s and 0 in terms of the terminal voltages V gs and n , especially for the thin film devices. However, it still requires numerical iteration, which results in long computation times and therefore, further simplified calculations are needed.
To obtain an efficient calculation, we first use the effective charge density approach OE19 and rewrite Eq. (9) as
where eff D . t C dp C tl /=3, and E s . / D n 0 t exp t C N deep dp exp dp C N tail tl exp tl . Rearranging Eq. (12), we have
where ı D s 0 . With Eq. (14), we get the sought for analytic closed-form solution for the surface potential of the undoped symmetric DG poly-Si TFTs as a function of the terminal voltages. Using the Lambert W function OE14 (i.e., W 0 ), we obtain the solution
where x s is the normalized surface potential (i.e., x s D s = eff ) and
It should be noted that Equation (16) is a rigorous solution of s in terms of the terminal biases. Nevertheless, in Eq. (16), we additionally require the knowledge of , which depends on the initial estimations of s and 0 , as indicated by Eq. (15) . Herein, we try to model 0 instead of making simplifying assumptions to calculate ; this approach is also used in the DG MOSFET models OE14 . As shown in our previous work OE10 , below the threshold voltage (i.e., the subthreshold region), the mobile charge density is low and, due to the volume inversion, the bands move as a whole as both s and 0 closely follow the gate voltage, i.e., both s and 0 are linear with V gf . As the gate voltage increases and the device enters into the abovethreshold region, 0 starts to depart from s , because there is no further volume inversion. In this case, 0 is pinned to a maximum 0max . After analyzing the phenomenological behavior of 0 , we realize that the characteristic of 0 is very similar to that of their crystalline silicon counterparts. Therefore, we use the following expression to model 0 OE14 :
where r is a weight parameter to determine how sharply 0 changes from the subthreshold region to the above-threshold region. The values of 0max and r can be extracted using two points (i.e., two numerical results). In other words, 0max is determined by the numerical result when the applied gate voltage reaches its maximum and r is given by the numerical result in the pseudo-threshold regime. After modeling 0 , an initial evaluation of s can be obtained by Eq. (11).
Once is known, a more accurate result of s can be acquired by using Eq. (16) . It is important to point out that Equation (16) is a single-piece solution taking both trap states and free charge into account in all the operation regions above V fb . This is attributed to the application of the effective charge density n eff . Compared to other models OE10 , Equation (16) eliminates the need for the regional model, which only accounts for the dominant terms in Poisson's equation and neglects other contributions. In order to further improve the accuracy of s , a correction based on the same exact formulation in Eq. (9) 
Drain current model
Following the Pao-Sah model, the drain current including both the drift and diffusion carrier transport components can be expressed as
where W and L are the channel width and length, respectively, eff is the effective mobility, V ds is the drain-to-source voltage and
As we mentioned above, following the observations in Ref. [10] , in the subthreshold region, the potential stays essentially flat throughout the entire film thickness, i.e., s 0 . Hence, in this case, Q i can be approximated by
As a consequence, the drain current in the subthreshold region, denoted by I sub , can be obtained by substituting Eq. (22) into Eq. (20) .
In the above-threshold region, the band bending near the surface mostly attributes to the free charge and therefore, the behavior of poly-Si TFTs is similar to that of crystalline MOSFETs. Consequently, for simplicity's sake, the drain current model originating from DG MOSFETs is adopted
where I ab is the drain current in the above-threshold region, s0 and sL are the surface potentials in source and drain ends, respectively, which are the solutions of Eq. (19) with n D 0 and n D V ds , respectively. Similarly, 00 and 0L are solved by Eq. (17) with n D 0 and n D V ds , respectively. Finally, the total drain current I ds over the sub-and abovethreshold regions becomes
where m determines how sharply I ds changes from the subthreshold to the above-threshold regions and M k accounts for the kink effect of the poly-Si TFTs. The kink effect occurs at the saturation region when a large drain voltage is applied. It can be modeled as impact ionization in the pinch-off region near the drain OE18 , i.e.,
where A i and B i are the kink-effect voltage parameters and V eff is the effective drain voltage OE10 . In poly-Si TFTs, the mobility is significantly different from that of MOSFETs, mainly because of the GBs. At sufficiently low V gs , the GB barrier height is high and eff tends to a very small value. At moderate V gs , eff rises due to the fall of barrier heights. At sufficiently high V gs , the barrier heights are suppressed and eff becomes constant. The unique behavior of the effective mobility has been fully discussed in Ref. [20] ; we apply the following expression to describe it
where s , 0 and S are the mobility fitting parameters.
Results and discussion
To verify the proposed model, various characteristics of undoped SDG poly-Si TFTs predicted by the explicit approximation have been compared with the iteration method results in Figs. 2 and 3 . The parameters used in the simulation are listed in Tables 1 and 2 . The numerical calculations were performed by solving Poisson's equation (2) directly; the results of our solution were obtained by Eqs. (17) and (19) . Figure 2(a) reveals the physical picture of the undoped SDG poly-Si TFTs, viz., s and 0 vary linearly with the gate voltage in the subthreshold region and become saturated gradually in the above-threshold region. Compared to the previous scheme OE10 , the accuracy of s and 0 has been improved as shown in Fig. 2(b) . In contrast, the absolute error of the closed-form scheme for single-gate poly-Si TFTs OE7 is in the nanovolt range, but the back interface potential is assumed to be zero (i.e., infinite film thickness) which is less physical for fully-depleted thin-film devices. For the case of SDG MOSFETs, the maximum absolute error of the explicit solution OE14 is about 1 mV because of the lack of defects, which simplifies the calculation. For a reasonable selection of device parameters, the absolute error with respect to the numerical calculation in this paper is in the millivolt range, confirming the validity of the proposed compact method. Additional calculations reveal that the maximum er- In Fig. 3 , an excellent agreement is achieved for the whole operation region with different film thicknesses and gate oxide thicknesses. Evidently, the oxide and polysilicon layers have a significant effect on s and 0 . We can observe that when the gate oxide becomes thinner, both s and 0 increase because of the increase of gate control. Moreover, 0 is more sensitive to the film thickness because 0max is inversely proportional to t si , as stated in our previous work OE10 . Figure 4 shows comparisons of the measured and simulated drain current characteristics as a function of gate voltage, together with the asymptotic results of the subthreshold and above-threshold components (V ds D 3 V). The parameters used in the simulation are listed in Table 3 . In the abovethreshold region, I ab solved by Eq. (23) is consistent with the behavior observed in the measured data. Below the threshold, the picture is entirely different. I ab becomes inaccurate and the I sub component is dominant in this region. This result is consistent with the fact that below the threshold, I ds is an exponential function of the surface potential. Figure 5 shows the drain current obtained from the model and experimental data OE3 using the parameters in Table 4 . The proposed model reproduces the measured results in a wide range of operation regions, i.e., the subthreshold and abovethreshold regions in Fig. 5(a) with both logarithmic and linear scales, and the linear and saturation regions in Fig. 5(b) .
In addition, the parameters used for the simulation in Figs. 4 and 5 are determined as follows. Values of t ox , W=L, t si and temperature are given by fabrications OE3; 4 . E f is set to its default value. Parameter V fb is determined by where the mini- Table 3 . Parameters used for simulation in Fig. 4 mum of the log I ds -V gs curve locates, i.e., where the subthreshold and leakage regions intersect. Deep state density related parameters g d and dp strongly affect the subthreshold characteristics. For example, as an increase of g d , the log I ds -V gs curves stretch out and the threshold voltage becomes larger. Therefore, g d and dp are extracted from the subthreshold swing. Besides, g t and tl are determined by fitting to the curve of the transition region. The plot of eff versus V gs is retrieved from the transconductance in the linear region. Therefore, s and 0 are the minimum and maximum, respectively. While the parameter S is extracted from the slope of ln. eff = 0 / versus 1=V gs . Finally, A i and B i associated with the kink effect rely on the fitting of kink current. Moreover, the above extracted parameters can be improved by an optional optimization. Nevertheless, there are still some limitations in the model. A regional approach is adopted in the drain current expression, which is less precise to describe the drain current and transconductance in the transition region between subthreshold and above-threshold regions. Moreover, it is difficult to derive the analytical charge and capacitance models when using regional models. Therefore, a trade-off between accuracy and complexity leads to a regional approach.
Conclusion
We have proposed a surface-potential-based drain current model for TFTs that includes the influence of the deep and tail trap states. This model, based on the effective charge density approach, describes the channel potentials in all operation regions by using a single equation. Compared to exact results, the error produced by the proposed solution is reasonably small. In particular, the model has been shown to give a good agreement with the measured current-voltage characteristics of SDG polySi TFTs over a wide range of gate and drain voltages.
